

ECE318 Assignment 4 Solution

Q1.

Code Listing:

-- New code that follows the Altera guidelines for state machines:

```
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
entity vending is
port (clock, reset, twenty, ten : in std_logic;
      A, B, C, D, F, I : buffer std_logic;
      ready, dispense, ret, coin : out std_logic);
end entity vending;
```

architecture asm of vending is

```
    TYPE STATE_TYPE IS (STATE_A, STATE_B, STATE_C, STATE_D, STATE_F,
STATE_D);
```

```
    signal A_next, B_next, C_next, D_next, F_next, I_next : std_logic;
    signal present_state, next_state : STATE_TYPE;
```

begin

```
    A <= '1' when present_state = STATE_A else '0';
    B <= '1' when present_state = STATE_B else '0';
    C <= '1' when present_state = STATE_C else '0';
    D <= '1' when present_state = STATE_D else '0';
    F <= '1' when present_state = STATE_F else '0';
    I <= '1' when present_state = STATE_I else '0';
```

-- Use concurrent statements to describe the state

-- transitions

```
    A_next <= (B or I) or (not twenty and not ten and A);
    B_next <= (D and twenty) or (F and ten);
    C_next <= (A and ten) or (not twenty and not ten and C);
    D_next <= (A and twenty) or (C and ten) or (not twenty and not ten and D);
    F_next <= (C and twenty) or (D and ten) or (not twenty and not ten and F);
    I_next <= F and twenty;
```

```
    next_state <= STATE_A when A_next = '1' else
STATE_B when B_next = '1' else
STATE_C when C_next = '1' else
STATE_D when D_next = '1' else
STATE_F when F_next = '1' else
STATE_I;
```

-- Use concurrent statements to describe the


```

-- outputs
ready <= A;
dispense <= B;
ret <= I;
coin <= C or D or F;

seq: process(clock,reset) is
begin
  if (reset = '1') then
    present_state <= STATE_A;
  elsif (rising_edge(clock)) then
    present_state <= next_state;
  end if;
end process seq;

end architecture asm;

```



Simulation Results:




Figure 1

Recall that the states have been coded in the order “IFDCBA”. In Figure 1, the machine is put into the reset state which is state A, coded as “000001”. Then, the twenty line is set to high and it is observed that the machine goes through the correct sequence of states.




Figure 2

In Figure 2, there is a transition from inserting twenty cent coins to inserting ten cent coins and again, it is observed that the machine functions correctly.




Figure 3

Finally, I wanted to see that the machine could be put in the state “100000”, i.e., the state I is reached. This took a while to get but it can be seen that the machine does get into this state as shown in Figure 3. Can you figure out how?

Quartus Simulation:

By default the coding in Quartus is one-hot for this state machine. The encoding of the states is given in Figure 4.

State Machine - vending_book present_state							
	Name	present_state.i	present_state.f	present_state.d	present_state.c	present_state.b	present_state.a
1	present_state.a	0	0	0	0	0	0
2	present_state.b	0	0	0	0	1	1
3	present_state.c	0	0	0	1	0	1
4	present_state.d	0	0	1	0	0	1
5	present_state.f	0	1	0	0	0	1
6	present_state.i	1	0	0	0	0	1

Figure 4

The resources used are given in Figure 5.

Analysis & Synthesis Resource Utilization by Entity										
Compilation Hierarchy Node	Logic Cells	LC Registers	Memory Bits	Pins	LUT-Only LCs	Register-Only LCs	LUT/Register LCs	Carry Chain LCs	Full Hierarchy Name	
1 vending_onehot	10 (10)	6	0	8	4 (4)	0 (0)	6 (6)	0 (0)	vending_onehot	

Figure 5

The state encoding can be changed in Quartus by going to the Assignments-Settings and the “Analysis by Synthesis” tab and then choosing a different option than “Auto” as shown in Figure 6.




Figure 6

Here are the new state assignments and resources with the new encoding. As expected, the number of registers required is now reduced to 3. However, the total number of cells required to implement the state machine has increased from 10 to 13.


Compilation Hierarchy Node	Logic Cells	LC Registers	Memory Bits	Pins	LUT-Only LCs	Register-Only LCs	LUT/Register LCs	Carry Chain LCs	Full Hierarchy Name
1 vending_book	13 (13)	3	0	8	10 (10)	1 (1)	2 (2)	0 (0)	vending_book

Figure 7

State Machine - vending_book present_state				
	Name	present_state~22	present_state~21	present_state~20
1	present_state.a	0	0	0
2	present_state.b	0	0	1
3	present_state.c	0	1	1
4	present_state.d	0	1	0
5	present_state.f	1	0	0
6	present_state.i	1	0	1

Figure 8

Q2(a)




Notation :-

State $s[k][m]$
 \uparrow \uparrow
 # bits received current parity \rightarrow odd/even

Input x

Output z (Error)



Q3.

The answer to this can be found in the textbook.

Q4.

Code Listing: (Testbench)

```
entity detect_tb is
end entity detect_tb;

architecture tb of detect_tb is

-- Component declaration
component seq_detect is
    port(x, clock, reset : in BIT;
         z: out BIT);
end component seq_detect;

-- Signal declaration
signal test, clk, reset, test_out : bit;

begin
-- Device under test

DUT: seq_detect port map ( test, clk, reset, test_out);

tim: process is
    begin
        clk <= '0';
        wait for 50 NS;
        clk <= '1';
        wait for 50 NS;
    end process tim;

rst: process is
begin
    reset <= '1';
    wait for 100 NS;
    reset <= '0';
    wait;
end process rst;

put_in: process is
    begin
        test <= '0';
        wait for 100 NS;
        test <= '1';
        wait for 100 NS;
        test <= '0';
        wait for 100 NS;
        test <= '0';
        wait for 100 NS;
        test <= '1';
```


```

wait for 100 NS;
test <= '1';
wait for 100 NS;
test <= '0';
wait for 100 NS;
test <= '1';
wait for 100 NS;
test <= '1';
wait for 100 NS;
test <= '1';
wait for 100 NS;
test <= '0';
wait for 100 NS;
test <= '0';
wait for 100 NS;
test <= '1';
wait for 100 NS;
test <= '1';
wait for 100 NS;
test <= '1';
wait for 100 NS;
test <= '0';
wait;
end process put_in;

end architecture tb;

```

Simulation Results:



Q5(a)

Code S_0 as 00
 S_1 as 01
 S_2 as 11

→ this is just one possibility

⇒ Require two flip-flops Y_0 & Y_1

Present State		Input	Next State		Output
Y_1	Y_0	X	Y_1^+	Y_0^+	Z
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	0	0
0	1	1	1	1	0
1	1	0	0	0	0
1	1	1	1	1	1

$$Z = X \cdot Y_0 \cdot Y_1$$

Y_1^+ :

	$Y_1 Y_0$	00	01	11	10
0		0	0	0	X
1		0	1	1	X

$$Y_1^+ = X \cdot Y_0$$

Y_0^+ :

	$Y_1 Y_0$	00	01	11	10
0		0	0	0	X
1		1	1	1	X

$$Y_0^+ = X$$

these equations define the next state logic used as i/p's to the flip-flops.

Q5 (b)

```
LIBRARY IEEE;  
USE IEEE.std_logic_1164.ALL;
```

```
ENTITY fsm_simple IS
```

```
  PORT
```

```
  (
```

```
    X, clk, reset      : IN  STD_LOGIC;
```

```
    Z                  : OUT STD_LOGIC;
```

```
    y0, y1             : BUFFER STD_LOGIC -- to show the state
```

```
  );
```

```
END fsm_simple;
```

```
ARCHITECTURE dataflow OF fsm_simple IS
```

```
  SIGNAL y0_next, y1_next : STD_LOGIC;
```

```
  BEGIN
```

```
  trans:
```

```
  PROCESS(clk,reset)
```

```
  BEGIN
```

```
    IF reset = '0' THEN -- assume active low reset
```

```
      y0 <= '0'; y1 <= '0';
```

```
    ELSIF rising_edge(clk) THEN
```

```
      y0 <= y0_next; y1 <= y1_next;
```

```
    END IF;
```

```
  END PROCESS trans;
```

```
  comb:
```

```
  PROCESS(y0,y1,X)
```

```
  BEGIN
```

```
    y0_next <= X;
```


```
    y1_next <= X and y0;
```

```
    Z <= X and y0 and y1;
```

```
  END PROCESS comb;
```


```
END dataflow;
```

Simulation




Q6.

Simulation Results (Wrong Version):



Simulation Results (Right Version):



Code Listing:

```
library ieee;
USE ieee.std_logic_1164.all;

entity decoder_right is
port (d: in std_logic_vector(1 downto 0);
      s: out std_logic_vector(3 downto 0));
end decoder_right;

architecture alright of decoder_right is
begin

process (d)
begin
    s <= "0000";
    case d is
        when "00" =>
            S(0) <= '1';
        when "01" =>
            S(1) <= '1';
        when "10" =>
            S(2) <= '1';
        when "11" =>
            S(3) <= '1';
        when others =>
            null;
    end case;
end process;

end alright;
```

Q7.

Initially, all values will have the value 'u'

First transition occurs at time 0 and the process is executed, as well as the assignment statement

Time	Queued Events/Values	Signals	Current Value
0	'1' @ 10	a	1
	'0' @ 10	b	0
	'0' @ 10	c	0
	'0' @ 10	d	1
	'0' @ Δ	w	u
	'0' @ Δ	x	u
	'1' @ Δ	y	u
	'1' @ 2ns	z	u
Δ	'1' @ 10	a	1
	'0' @ 10	b	0
	'0' @ 10	c	0
	'0' @ 10	d	1
		w	0
		x	0
		y	1
		z	u
2	only change is in z	z	1
10	'0' @ 15	a	1
	'0' @ 15	b	0
	'0' @ 15	c	0
	'0' @ 15	d	0
	'1' @ 10+ Δ	w	0
	'0' @ 10+ Δ	x	0
	'0' @ 10+ Δ	y	1
	'1' @ 12ns	z	1

Time	Queued Events / Values	Signals	Curr. Value
10+Δ	'0' @ 15	a	1
	'0' @ 15	b	0
	'0' @ 15	c	0
	'0' @ 15	d	0
		w	1
		x	0
		y	0
		z	1
15	'0' @ 20	a	0
	'0' @ 20	b	0
	'1' @ 20	c	0
	'0' @ 20	d	0
	'0' @ 15+Δ	w	1
	'0' @ 15+Δ	x	0
	'0' @ 15+Δ	y	0
	'0' @ 17	z	1
15+Δ		w	0
		x	0
		y	0
17		z	0

etc.

Winter 2013